Effect of on-chip ESD protection on 10 Gb/s receivers

Parasitic elements at the input of a high-speed receiver may limit bandwidth. A test chip was designed to quantify the impact of ESD protection on the performance of a 10 Gb/s receiver. Negative capacitance circuits are shown to improve signal integrity and their impact on ESD resiliency is measured.

[1]  Michel Steyaert,et al.  A 1 .S-GHz CMOS Low-Phase-Noise e-Controlled Oscillator with Prescaler , 1995 .

[2]  Ali Hajimiri,et al.  Generalized Time- and Transfer-Constant Circuit Analysis , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  B. Razavi,et al.  Broadband ESD protection circuits in CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Elyse Rosenbaum,et al.  Moving signals on and off chip , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[5]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[6]  Behzad Razavi,et al.  40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[7]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .