A mixed-level framework to estimate SER induced by SEMT in advanced technologies

ABSTRACT As the complementary metal oxide semiconductor feature size shrinks further, single event multiple transients (SEMTs) become more serious. However, SEMTs have not yet been appropriately modelled through traditional soft error rate (SER) estimation methods. Therefore, this paper presents a mixed-level framework to estimate SER induced by SEMTs. The precision of the proposed framework is verified through HSPICE simulation. The results show that multiple pulses and convergence of SEMTs significantly affect SER estimation.

[1]  Bin Zhang,et al.  FASER: fast analysis of soft error susceptibility for cell-based designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[2]  Luis Entrena,et al.  Constrained Placement Methodology for Reducing SER Under Single-Event-Induced Charge Sharing Effects , 2012, IEEE Transactions on Nuclear Science.

[3]  P. Eaton,et al.  Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.

[4]  A. Lindoso,et al.  Analyzing the Impact of Single-Event-Induced Charge Sharing in Complex Circuits , 2011, IEEE Transactions on Nuclear Science.

[5]  Ming Zhang,et al.  A soft error rate analysis (SERA) methodology , 2004, ICCAD 2004.

[6]  W. T. Holman,et al.  Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.

[7]  Masanori Hashimoto,et al.  Neutron induced single event multiple transients with voltage scaling and body biasing , 2011, 2011 International Reliability Physics Symposium.

[8]  Shi-Jie Wen,et al.  Effects of multi-node charge collection in flip-flop designs at advanced technology nodes , 2010, 2010 IEEE International Reliability Physics Symposium.

[9]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Chen Shuming,et al.  Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013 .

[11]  Shuming Chen,et al.  Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013, Microelectron. J..

[12]  Liu Zheng,et al.  The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.

[13]  Diana Marculescu,et al.  MARS-C: modeling and reduction of soft errors in combinational circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[14]  B. L. Bhuva,et al.  Effect of multiple-transistor charge collection on SET pulse widths , 2010, 2010 IEEE International Reliability Physics Symposium.

[15]  Rong Luo,et al.  SERSim: a soft error rate simulator and a case study for a 32-bit OpenRisc 1200 microprocessor , 2010 .

[16]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[17]  B. Narasimham,et al.  Extended SET Pulses in Sequential Circuits Leading to Increased SE Vulnerability , 2008, IEEE Transactions on Nuclear Science.

[18]  L. W. Massengill,et al.  Effect of Multiple-Transistor Charge Collection on Single-Event Transient Pulse Widths , 2011, IEEE Transactions on Device and Materials Reliability.