The Effects of Traffic Patterns on Power Consumption of Torus-Connected NoCs with Faults

High performance, reliability, transient and permanentfault-tolerance, and low energy consumption are majorobjectives of Networks-on-Chip (NoCs). Since,different applications impose various communicationrequirements in NoCs, a number of research studieshave revealed that the performance advantages ofrouting schemes are more noticeable on powerconsumption under different traffic patterns. However,the power consumption issues of NoCs have not beenthoroughly investigated in the presence of faultyregions. To the best of our knowledge, this research isthe first attempt to examine the effects of most populartraffic patterns (i.e., Uniform, Local, and Hot-Spot) onpower consumption of NoCs in the presence ofpermanent faults.

[1]  Massoud Pedram,et al.  An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[2]  Radu Marculescu,et al.  Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip , 2007, VLSI Design.

[3]  Hamid Sarbazi-Azad,et al.  XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks , 2007, First Asia International Conference on Modelling & Simulation (AMS'07).

[4]  Young-Joo Suh,et al.  Software-Based Rerouting for Fault-Tolerant Pipelined Communication , 2000, IEEE Trans. Parallel Distributed Syst..

[5]  Cristian Constantinescu,et al.  Impact of deep submicron technology on dependability of VLSI circuits , 2002, Proceedings International Conference on Dependable Systems and Networks.

[6]  Antonio Robles,et al.  A routing methodology for achieving fault tolerance in direct networks , 2006, IEEE Transactions on Computers.

[7]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, MICRO.

[8]  Suresh Chalasani,et al.  A Framework for Designing Deadlock-Free Wormhole Routing Algorithms , 1996, IEEE Trans. Parallel Distributed Syst..

[9]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[10]  Mahmood Fathy,et al.  Adaptive wormhole routing in tori with faults: A mathematical approach , 2009, Simul. Model. Pract. Theory.

[11]  S. Chalasani,et al.  Adaptive wormhole routing in tori with faults , 1995 .