Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters
暂无分享,去创建一个
[1] Michiel Steyaert,et al. Settling time analysis of third order systems , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).
[2] B. A. Wooley,et al. A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .
[3] Kari Halonen,et al. Circuit Techniques for Low-Voltage and High-Speed A/D Converters , 2002 .
[4] Ka Nang Leung,et al. Analysis of multistage amplifier-frequency compensation , 2001 .
[5] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .
[6] Stephen H. Lewis,et al. Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Mohammad Taherzadeh-Sani,et al. Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications , 2003, Integr..
[8] B.K. Ahuja,et al. An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.