Fast decap allocation algorithm for robust on-chip power delivery

Adding on-chip decoupling capacitors (decaps) is an effective way to reduce voltage noise in power/ground networks and ensure robust power delivery. We present a fast decap allocation algorithm, which is able to confine voltage fluctuations below a user specified threshold by adding decaps in an area efficient way. The new algorithm adopts the recently proposed time-domain adjoint network method for sensitivity calculation. To avoid the time consuming line search at each iteration in the conjugate gradient method, we propose a simple, yet efficient, search step computation method to accelerate the optimization process. The experimental results show that the proposed algorithm is at least 10 times faster than the fastest conjugate gradient method reported so far with similar optimization results.

[1]  Sudhakar Bobba,et al.  IC power distribution challenges , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[2]  Lawrence Pillage,et al.  Electronic Circuit & System Simulation Methods (SRE) , 1998 .

[3]  Sheldon X.-D. Tan,et al.  Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings , 1999, DAC '99.

[4]  L. D. Smith.  Decoupling capacitor calculations for CMOS circuits , 1994, Proceedings of 1994 IEEE Electrical Performance of Electronic Packaging.

[5]  C. Paul.  Effectiveness of multiple decoupling capacitors , 1992 .

[6]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Ibrahim N. Hajj,et al.  Simulation and optimization of the power distribution network in VLSI circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Yici Cai,et al.  A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[9]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[10]  R. Rohrer,et al.  Automated Network Design-The Frequency-Domain Case , 1969 .

[11]  D. S. Wills,et al.  On-chip decoupling capacitor optimization using architectural level current signature prediction , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[12]  Ronald A. Rohrer,et al.  Electronic Circuit and System Simulation Methods , 1994 .

[13]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[14]  Ronald A. Rohrer,et al.  Sensitivity computation in piecewise approximate circuit simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Jeng-Liang Tsai,et al.  Simultaneous area minimization and decaps insertion for power delivery network using adjoint sensitivity analysis with IEKS method , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[16]  Kishore Singhal,et al.  Computer Methods for Circuit Analysis and Design , 1983 .

[17]  Sani R. Nassif,et al.  Optimal decoupling capacitor sizing and placement for standard-cell layout designs , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  George A. Katopis,et al.  Decoupling capacitor effects on switching noise , 1992, [1992 Proceedings] Electrical Performance of Electronic Packaging.