Voltage balancing technique in a space vector modulated 5-level multiple-pole multilevel diode clamped inverter

Unbalanced voltage across the dc-link capacitors of classical diode clamped multilevel inverters (DCMI) generates lower order harmonics in the output voltage and increases the voltage stress on the switching devices which may result in permanent damage to the switching devices. This study proposes a space vector modulation (SVM) based voltage balancing strategy for a new 5-level multiple-pole multilevel diode-clamped inverter (M2DCI) topology to eliminate the voltage drift phenomena. The 5-level M2DCI topology which is derived from 3-level DCMI topology uses lesser number of clamping diodes compared with the conventional 5-level DCMI topology. An effective switching function model of a new multilevel inverter is derived and is used for dc-link capacitor voltage control. The method utilises the redundant vector property to balance the dc-link capacitor voltages without using any auxiliary hardware. The dependence of the capacitor voltage variation on the load power factor and modulation index has been extensively studied for 5-level M2DCI. The range of operation for the new topology with the proposed control strategy is also presented based on the simulation studies in the Matlab/Simulink® and PSIM environment and verified using experimental results.

[1]  G. Sciutto,et al.  A new multilevel PWM method: a theoretical analysis , 1990, 21st Annual IEEE Conference on Power Electronics Specialists.

[2]  Zhong Du,et al.  Reduced Switching-Frequency Active Harmonic Elimination for Multilevel Converters , 2008, IEEE Transactions on Industrial Electronics.

[3]  Bin Wu,et al.  Recent Advances and Industrial Applications of Multilevel Converters , 2010, IEEE Transactions on Industrial Electronics.

[4]  Hirofumi Akagi,et al.  A New Neutral-Point-Clamped PWM Inverter , 1981, IEEE Transactions on Industry Applications.

[5]  P. Enjeti,et al.  Optimal power control strategies for neutral point clamped (NPC) inverter topology , 1989, Conference Record of the IEEE Industry Applications Society Annual Meeting,.

[6]  K. Gopakumar,et al.  A Multilevel Inverter Scheme With Dodecagonal Voltage Space Vectors Based on Flying Capacitor Topology for Induction Motor Drives , 2013, IEEE Transactions on Power Electronics.

[7]  Baoming Ge,et al.  Medium-Voltage Multilevel Converters—State of the Art, Challenges, and Requirements in Industrial Applications , 2010, IEEE Transactions on Industrial Electronics.

[8]  Brendan Peter McGrath,et al.  Multicarrier PWM strategies for multilevel inverters , 2002, IEEE Trans. Ind. Electron..

[9]  R. S. Kanchan,et al.  Space vector PWM signal generation for multilevel inverters using only the sampled amplitudes of reference phase voltages , 2005 .

[10]  Reza Iravani,et al.  Analysis and Control of DC-Capacitor-Voltage-Drift Phenomenon of a Passive Front-End Five-Level Converter , 2007, IEEE Transactions on Industrial Electronics.

[11]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[12]  H. Pinheiro,et al.  Generalised pulse width modulation approach for DC capacitor voltage balancing in diode-clamped multilevel converters , 2011 .

[13]  V. Agelidis,et al.  Selective Harmonic Elimination PWM Control for Cascaded Multilevel Voltage Source Converters: A Generalized Formula , 2008, IEEE Transactions on Power Electronics.

[14]  K. Gopakumar,et al.  Multilevel inverters for low-power application , 2011 .

[15]  José R. Rodríguez,et al.  A Survey on Neutral-Point-Clamped Inverters , 2010, IEEE Transactions on Industrial Electronics.

[16]  A. Bakhshai,et al.  A Simple Voltage Balancing Scheme for m-Level Diode-Clamped Multilevel Converters Based on a Generalized Current Flow Model , 2008, IEEE Transactions on Power Electronics.