HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs

This paper proposes HD-BIST, a complete framework to support the definition of the scheduling strategy and mechanism of the BISTed blocks of a complex system. Three different layers are presented, to define the HD-BIST approach in terms of a set of high-level BIST scheduling primitives, a communication protocol, and a possible hardware implementation, respectively.

[1]  Lee Whetsel,et al.  An IEEE 1149.1 based test access architecture for ICs with embedded cores , 1997, Proceedings International Test Conference 1997.

[2]  Frans P. M. Beenker,et al.  Implementing macro test in silicon compiler design , 1990, IEEE Design & Test of Computers.

[3]  Thomas Kropf,et al.  HIST: A METHODOLOGY FOR THE AUTOMATIC INSERTION OF A HIERARCHICAL SELF TEST , 1992, Proceedings International Test Conference 1992.

[4]  Yervant Zorian,et al.  A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[5]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.