FFT-SPA non-binary LDPC decoding on GPU

It is well known that non-binary LDPC codes outperform the BER performance of binary LDPC codes for the same code length. The superior BER performance of non-binary codes comes at the expense of more complex decoding algorithms that demand higher computational power. In this paper, we propose parallel signal processing algorithms for performing the FFT-SPA and the corresponding decoding of non-binary LDPC codes over GF(q). The constraints imposed by the complex nature of associated subsystems and kernels, in particular the Check Nodes, present computational challenges regarding multicore systems. Experimental results obtained on GPU for a variety of GF(q) show throughputs in the order of 2 Mbps, which is far above from the minimum throughput required, for example, for real-time video applications that can benefit from such error correcting capabilities.

[1]  David Declercq,et al.  Design of regular (2,d/sub c/)-LDPC codes over GF(q) using their binary images , 2008, IEEE Transactions on Communications.

[2]  Joseph R. Cavallaro,et al.  Parallel nonbinary LDPC decoding on GPU , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[3]  Nicholas B. Chang,et al.  Sequential decoding of non-binary LDPC codes on graphics processing units , 2012, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[4]  Leonel Sousa,et al.  Massively LDPC Decoding on Multicore Architectures , 2011, IEEE Transactions on Parallel and Distributed Systems.

[5]  Kenta Kasai,et al.  Fourier domain decoding algorithm of non-binary LDPC codes for parallel implementation , 2010, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[6]  Rolando Carrasco,et al.  Non-Binary Error Control Coding for Wireless Communication and Data Storage , 2008 .

[7]  Kiran Kumar Abburi,et al.  A Scalable LDPC Decoder on GPU , 2011, 2011 24th Internatioal Conference on VLSI Design.

[8]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[9]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[10]  Valentin Savin,et al.  Min-Max decoding for non binary LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[11]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.

[12]  Joseph R. Cavallaro,et al.  A GPU implementation of a real-time MIMO detector , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[13]  Leonel Sousa,et al.  Portable LDPC Decoding on Multicores Using OpenCL [Applications Corner] , 2012, IEEE Signal Processing Magazine.

[14]  Leonel Sousa,et al.  Real-time DVB-S2 LDPC decoding on many-core GPU accelerators , 2011, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[15]  Wonyong Sung,et al.  Memory Access Optimized Implementation of Cyclic and Quasi-Cyclic LDPC Codes on a GPGPU , 2011, J. Signal Process. Syst..

[16]  Mikael Onsjö,et al.  CUDA Implementation of Iterative Updating : the Radix-2 Algorithm and Discrete Fourier Transforms , 2010 .