Attenuation of single event induced pulses in CMOS combinational logic
暂无分享,去创建一个
[1] J. E. Vinson,et al. Single Event Upset Rate Predictions for Complex Logic Systems , 1984, IEEE Transactions on Nuclear Science.
[2] Bharat L. Bhuva,et al. Simulation of SEU transients in CMOS ICs , 1991 .
[3] J. C. Braatz,et al. Single event upset test structures for digital CMOS application specific integrated circuits , 1993 .
[4] Stephen A. Wender,et al. Single event upset and latchup measurements in avionics devices using the WNR neutron beam and a new neutron-induced latchup model , 1995, Proceedings of 1995 IEEE Nuclear and Space Radiation Effects Conference (NSREC'95).
[5] S. P. Buchner,et al. Laboratory tests for single-event effects , 1996 .