FPGA based Digital Pulse Width Modulator with Time Resolution under 2 ns

This work proposes a new DPWM architecture that takes advantage of FPGA’s advanced characteristics, especially the DLLs (Delay-Locked Loop) present in almost every FPGA. The proposed DPWM combines a synchronous (counter-based) block with an asynchronous block for increased resolution without unnecessarily increasing the clock frequency. The experimental results show an implementation in a low cost FPGA (Xilinx Spartan-3) that uses an external 32 MHz clock for a final time resolution under 2 ns.

[1]  Aleksandar Prodic,et al.  High-frequency digital controller IC for DC/DC converters , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[2]  Seth R. Sanders,et al.  Architecture and IC implementation of a digital VRM controller , 2003 .

[3]  D. Maksimović,et al.  Modeling of Quantization Effects in Digitally Controlled DC–DC Converters , 2007 .

[4]  D. Maksimovic,et al.  Digital pulse width modulator architectures , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[5]  E. O'Malley,et al.  A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[6]  W.P. Marnane,et al.  An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[7]  Jeongjin Roh,et al.  Digital Controller for DC-DC Converters , 2005 .

[8]  A.P. Chandrakasan,et al.  Ultra low power control circuits for PWM converters , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[9]  V. Yousefzadeh,et al.  Hybrid DPWM with Digital Delay-Locked Loop , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[10]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[11]  A. Prodic,et al.  All-digital DPWM/DPFM controller for low-power DC-DC converters , 2006, Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06..