High Speed Multioutput 128bit Carry-Lookahead Adders Using Domino Logic

Addition is the fundamental operation for any VLSI processors or digital signal processing. In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Here domino logic is used for implementation and simulation of 128 bit Carry- look ahead adder based HSPICE Tool. In adder circuits propagation delay is the main drawback. To overcome this drawback the domino circuits can be analysed and compared with 65nm technology is used. The proposed work is based on 256 bit Manchester Carry chain(MCC) adders compared with different CMOS technologies.

[1]  Martine D. F. Schlag,et al.  Analysis and Design of CMOS Manchester Adders with Variable Carry-Skip , 1990, IEEE Trans. Computers.

[2]  Graham A. Jullien,et al.  Fast adders using enhanced multiple-output domino logic , 1997 .

[3]  Giorgos Dimitrakopoulos,et al.  High-speed parallel-prefix VLSI Ling adders , 2005, IEEE Transactions on Computers.

[4]  Renato P. Ribas,et al.  Enhanced 32-bit carry look-ahead adder using multiple output enable-disable CMOS differential logic , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[5]  Costas Efstathiou,et al.  Ling adders in CMOS standard cell technologies , 2002, 9th International Conference on Electronics, Circuits and Systems.

[6]  Stefania Perri,et al.  Fast and energy-efficient Manchester carry-bypass adders , 2004 .