An analytical approach to floorplan design and optimization

An analytical method for general floorplan design and optimization is proposed. This method is based on a mixed integer programming model and application of a standard mathematical software. The method allows arbitrary combinations of rigid and flexible modules. Various objective functions such as chip area, interconnection length, timing delays or any combinations of them are permitted. Routing space is estimated by the global router. Experimental data are provided.

[1]  Edwin Kinnen,et al.  Performance Optimized Floor Planning by Graph Planarization , 1989, 26th ACM/IEEE Design Automation Conference.

[2]  Sungho Kang,et al.  Linear Ordering and Application to Placement , 1983, 20th Design Automation Conference Proceedings.

[3]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[4]  Martin D. F. Wong,et al.  An enhanced bottom-up algorithm for floorplan design , 1989, Integr..

[5]  K. Kozminski,et al.  Rectangular dualization and rectangular dissections , 1988 .

[6]  Habib Youssef,et al.  Critical path issue in VLSI design , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Jeffrey R. Fox,et al.  Optimization Techniques for Two-Dimensional Placement , 1984, 21st Design Automation Conference Proceedings.

[8]  Martin D. F. Wong,et al.  Efficient Floorplan Area Optimization , 1989, 26th ACM/IEEE Design Automation Conference.

[9]  Krzysztof Kozminski,et al.  An Algorithm for Finding a Rectangular Dual of a Planar Graph for Use in Area Planning for VLSI Integrated Circuits , 1984, 21st Design Automation Conference Proceedings.

[10]  William R. Heller,et al.  The Planar Package Planner for System Designers , 1982, DAC 1982.

[11]  Sartaj Sahni,et al.  A linear algorithm to find a rectangular dual of a planar triangulated graph , 1986, 23rd ACM/IEEE Design Automation Conference.

[12]  G. Sigl,et al.  GORDIAN: a new global optimization/rectangle dissection method for cell placement , 1988, ICCAD 1988.

[13]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[14]  I. Koren,et al.  Optimal aspect ratios of building blocks in VLSI , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[15]  H. Cai.  Connectivity biased channel construction and ordering for building-block layout , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[16]  Massoud Pedram,et al.  Hierarchical placement for macrocells: a 'meet in the middle' approach , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.