Copper TSV-based die-level via-last 3D integration process with parylene-C adhesive bonding technique

This paper presents a die-level post-CMOS processing protocol for multi-layer homogeneous 3D integration with adhesive bonding technique using parylene-C as an intermediate bonding layer and sidewall passivation material. This protocol was used to fabricate 4-layer CMOS memory chip stacks, which were then packaged and tested using time domain reflectometry (TDR) measurement technique. The results have showed that the characteristic inductance values were improved for 3D integrated memory chips due to the elimination of bonding wires.

[1]  S. Koester,et al.  3D integration technology - Introduction and overview , 2011 .

[2]  R. Gutmann,et al.  Adhesive wafer bonding , 2006 .

[3]  Bart Swinnen,et al.  3D System Integration Technologies , 2007, ICICDT 2007.

[4]  Y. Leblebici,et al.  A CMOS-compatible chip-to-chip 3D integration platform , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  K. Moon,et al.  Wafer bonding using microwave heating of parylene intermediate layers , 2004 .

[6]  Woo-Yeong Cho,et al.  A chip-level post-CMOS via-last Cu TSV process for multi-layer homogeneous 3D integration , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[7]  S.L. Wright,et al.  3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.

[8]  K. Najafi,et al.  Characterization of low-temperature wafer bonding using thin-film parylene , 2005, Journal of Microelectromechanical Systems.

[9]  Debabani Choudhury,et al.  3D integration technologies for emerging microsystems , 2010, 2010 IEEE MTT-S International Microwave Symposium.

[10]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[11]  Peter Ramm,et al.  3D Integration technology: Status and application development , 2010, 2010 Proceedings of ESSCIRC.

[12]  T. Mourier,et al.  Through silicon via: From the CMOS imager sensor wafer level package to the 3D integration , 2010 .