On-wafer human metal model measurements for system-level ESD analysis

An on-wafer Human Metal Model ESD measurement setup with voltage and current waveform measurement capability is presented. Using this setup, typical ESD protection structures and ESD protected circuits are characterized. A correlation between device responses on system-level ESD compared to component-level ESD stress like Human Body Model is found to depend strongly on the device type.

[1]  N. Peachey,et al.  Delivering IEC 61000-4-2 current pulses through transmission lines at 100 and 330 ohm system impedances , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[2]  R. Gaertner,et al.  From the ESD robustness of products to the system ESD robustness , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  Mirko Scholz,et al.  ESD On-Wafer Characterization: Is TLP Still the Right Measurement Tool? , 2009, IEEE Transactions on Instrumentation and Measurement.

[4]  M. Mergens,et al.  Diode-triggered SCR (DTSCR) for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides , 2003, IEEE International Electron Devices Meeting 2003.

[5]  P. Wambacq,et al.  T-diodes - a novel plug-and-play wideband RF circuit ESD protection methodology , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[6]  G. Groeseneken,et al.  Calibrated wafer-level HBM measurements for quasi-static and transient device analysis , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[7]  Mirko Scholz,et al.  On-wafer human metal model ‚Äì system-level ESD stress on component level , 2008 .