Fast and realistic worst case analysis of CMOS integrated circuits
暂无分享,去创建一个
A new technique for a simple and realistic worst case analysis of CMOS circuit structures is presented. This methodology preserves correlation between model parameters and provides results similar to those produced by extensive Monte Carlo simulations, comparing favourably to other traditional worst case techniques in terms of result accuracy and computational effort required.
[1] Mohammed Ismail,et al. Statistical Modeling for Computer-Aided Design of Mos VLSI Circuits , 1993 .
[2] Marc Rocchi,et al. Realistic statistical worst-case simulations of VLSI circuits , 1991 .