Optimization of breakdown voltage and on-resistance of VDMOS transistors