Cost Effective Factor of a Midimew Connected Mesh Network

Background and Objective: Hierarchical Interconnection Network (HIN) is very much essential for the practical implementation of future generation Massively Parallel Computers (MPC) systems which consists of millions of nodes. It yields better performance with low cost due to reduction of wires and by exploring the locality in the communication\and traffic patterns. The main objective of this paper is to analyze the static cost effective factor of Midimew connected Mesh Network (MMN). Materials and Methods: A Midimew connected Mesh Network (MMN) is a HIN comprised of numerous basic modules, where the basic modules are 2D-mesh networks and they are hierarchically interconnected using midimew network to assemble the higher level networks. Results: This study, present the architecture of a MMN and evaluate the cost effective factor of MMN, TESH (Tori-connected Mesh), mesh and torus networks. The results shows that the cost effective factor of MMN was trivially higher than that of mesh and torus network. Conclusion: It was revealed that the proposed MMN yields a little bit high cost effectiveness factor with small diameter and average distance. Overall, performance with respect to cost effective factor with small diameter and average distance suggests that the MMN will be a promising choice for next generation MPC systems.

[1]  Yasushi Inoguchi,et al.  A new power efficient high performance interconnection network for many-core processors , 2017, J. Parallel Distributed Comput..

[2]  Nibedita Adhikari,et al.  The Folded Crossed Cube : A New Interconnection Network For Parallel Systems , 2010 .

[3]  Yasushi Inoguchi,et al.  Cost Effectiveness Analysis of a Vertical Midimew-Connected Mesh Network (VMMN) , 2017 .

[4]  Pao-Lien Lai,et al.  A class of hierarchical graphs as topologies for interconnection networks , 2010, Theor. Comput. Sci..

[5]  M. M. Hafizur Rahman,et al.  Architecture and Network-on-Chip Implementation of a New Hierarchical Interconnection Network , 2015, J. Circuits Syst. Comput..

[6]  Junghee Lee,et al.  A low-power network-on-chip architecture for tile-based chip multi-processors , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[7]  Fumiyoshi Shoji,et al.  The K computer: Japanese next-generation supercomputer development project , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[8]  Peter H. Beckman.  Looking toward Exascale Computing , 2008, 2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies.

[9]  M. M. Hafizur Rahman,et al.  Long Wire Length of Midimew-Connected Mesh Network , 2016, ICDCIT.

[10]  Margaret H. Wright,et al.  The opportunities and challenges of exascale computing , 2010 .

[11]  Susumu Horiguchi,et al.  TTN: A High Performance Hierarchical Interconnection Network for Massively Parallel Computers , 2009, IEICE Trans. Inf. Syst..

[12]  S. N. Patro,et al.  Topological Properties of a New Fault Tolerant Interconnection Network for Parallel Computer , 2008, 2008 International Conference on Information Technology.

[13]  M. M. Hafizur Rahman,et al.  On Uniform Traffic Pattern of Symmetric Midimew Connected Mesh Network , 2015 .

[14]  Yasushi Inoguchi,et al.  Symmetric and Folded Tori Connected Torus Network , 2011, J. Networks.

[15]  José Duato,et al.  N-Dimensional Twin Torus Topology , 2015, IEEE Transactions on Computers.

[16]  M. A. H. Akhand,et al.  A new hierarchical interconnection network for future generation parallel computer , 2014, 16th Int'l Conf. Computer and Information Technology.