Highly Parallel FPGA Emulation for LDPC Error Floor Characterization in Perpendicular Magnetic Recording Channel

Low-density parity-check (LDPC) codes offer a promising error correction approach for high-density magnetic recording systems due to their near-Shannon limit error-correcting performance. However, evaluation of LDPC codes at the extremely low bit error rates (BER) required by hard disk drive systems, typically around 10-12 to 10- 15, cannot be carried out on high-performance workstations using conventional Monte Carlo techniques in a tractable amount of time. Even field-programmable gate array (FPGA) emulation platforms take a few weeks to reach BER between 10-11 and 10-12. Thus, we implemented a highly parallel FPGA processing cluster to emulate a perpendicular magnetic recording channel, which enabled us to accelerate the emulation by > 100times over the fastest reported emulation. This increased throughput enabled us to characterize the performance of LDPC code BER down to near 10-14 and investigate its error floor.

[1]  Lara Dolecek,et al.  Lowering LDPC Error Floors by Postprocessing , 2008, IEEE GLOBECOM 2008 - 2008 IEEE Global Telecommunications Conference.

[2]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[3]  Honghai Zhang,et al.  Distributed Inter-Cell Interference Mitigation in OFDMA Wireless Data Networks , 2008, 2008 IEEE Globecom Workshops.

[4]  Jin Xie,et al.  Decoding Behavior Study of LDPC Codes Under a Realistic Magnetic Recording Channel Model , 2006, IEEE Transactions on Magnetics.

[5]  B. V. K. Vijaya Kumar,et al.  Error Floor Estimation of Long LDPC Codes on Partial Response Channels , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[6]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[7]  A. De Matteis,et al.  A class of parallel random number generators , 1990, Parallel Comput..

[8]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[9]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[10]  B.V.K. Vijaya Kumar,et al.  Field programmable gate array-based investigation of the error floor of low density parity check (LDPC) codes for magnetic recording channel , 2005, INTERMAG Asia 2005. Digests of the IEEE International Magnetics Conference, 2005..

[11]  Tong Zhang,et al.  High-rate quasi-cyclic LDPC codes for magnetic recording channel with low error floor , 2006, 2006 IEEE International Symposium on Circuits and Systems.