Thermal modeling for FinFET NAND gate circuits using a multi-block reduced-order model
暂无分享,去创建一个
[1] M. Dessouky,et al. A framework theory for Dynamic Compact Thermal Models , 2012, 2012 28th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).
[2] M.N. Sabry,et al. Thermal compact models for electronic systems , 2002, Eighteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings 2002 (Cat.No.02CH37311).
[3] K. F. Lee,et al. Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .
[4] Tobias Hummel,et al. Application of Karhunen-Loève Expansions for the Dynamic Analysis of a Natural Convection Loop for Known Heat Flux , 2012 .
[5] K. Roy,et al. Device-Optimization Technique for Robust and Low-Power FinFET SRAM Design in NanoScale Era , 2007, IEEE Transactions on Electron Devices.
[6] M. Cheng,et al. Thermal Modeling of Multi-Fin Field Effect Transistor Structure Using Proper Orthogonal Decomposition , 2014, IEEE Transactions on Electron Devices.
[7] Chenming Hu,et al. A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[8] L. Sirovich. Turbulence and the dynamics of coherent structures. II. Symmetries and transformations , 1987 .
[9] D. Arnold,et al. Discontinuous Galerkin Methods for Elliptic Problems , 2000 .
[10] Chenming Hu,et al. Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[11] Kaustav Banerjee,et al. Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.