Analysis of SystemC actor networks for efficient synthesis
暂无分享,去创建一个
Christian Haubelt | Jürgen Teich | Shuvra S. Bhattacharyya | Joachim Keinert | Joachim Falk | Christian Zebelein
[1] Joseph Buck,et al. Heterogeneous modeling and simulation of embedded systems in El Greco , 2000, CODES '00.
[2] Gilles Kahn,et al. The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.
[3] Rainer Leupers,et al. Software synthesis and code generation for signal processing systems , 2000 .
[4] E.A. Lee,et al. Synchronous data flow , 1987, Proceedings of the IEEE.
[5] Shuvra S. Bhattacharyya,et al. Software synthesis from the dataflow interchange format , 2005, SCOPES '05.
[6] Christian Haubelt,et al. A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications , 2008, EMSOFT '08.
[7] Jürgen Teich,et al. SPI - a system model for heterogeneously specified embedded systems , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[8] Christian Haubelt,et al. SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications , 2009, TODE.
[9] Luciano Lavagno,et al. Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets , 1999, ICATPN.
[10] Edward A. Lee,et al. APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations , 1997, Des. Autom. Embed. Syst..
[11] Edward A. Lee,et al. Scheduling synchronous dataflow graphs for efficient looping , 1993, J. VLSI Signal Process..
[12] Sander Stuijk,et al. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[13] Timo Hämäläinen,et al. UML-based multiprocessor SoC design framework , 2006, TECS.
[14] Edward A. Lee,et al. Generating compact code from dataflow specifications of multirate signal processing algorithms , 1995 .
[15] Thorsten Grotker,et al. System Design with SystemC , 2002 .
[16] Sandeep K. Shukla,et al. Towards a Heterogeneous Simulation Kernel for System Level Models: A SystemC Kernel for Synchronous Data Flow Models , 2004, ISVLSI.
[17] S.S. Bhattacharyya,et al. A hierarchical multiprocessor scheduling system for DSP applications , 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers.
[18] Soonhoi Ha,et al. Software synthesis for dynamic data flow graph , 1997, Proceedings 8th IEEE International Workshop on Rapid System Prototyping Shortening the Path from Specification to Prototype.
[19] S BhattacharyyaShuvra,et al. Analysis of SystemC actor networks for efficient synthesis , 2011 .
[20] Jean A. Peperstraete,et al. Cycle-static dataflow , 1996, IEEE Trans. Signal Process..
[21] Shuvra S. Bhattacharyya,et al. Parameterized dataflow modeling of DSP systems , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).
[22] Ahmed Amine Jerraya,et al. Programming models and HW-SW interfaces abstraction for multi-processor SoC , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[23] Erwin A. de Kock,et al. YAPI: application modeling for signal processing systems , 2000, Proceedings 37th Design Automation Conference.
[24] Alberto L. Sangiovanni-Vincentelli,et al. Correct-by-construction transformations across design environments for model-based embedded software development , 2005, Design, Automation and Test in Europe.
[25] Gerard J. M. Smit,et al. Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[26] Edward A. Lee,et al. Optimal parenthesization of lexical orderings for DSP block diagrams , 1995, VLSI Signal Processing, VIII.
[27] Stephen A. Edwards,et al. SHIM: a deterministic model for heterogeneous embedded systems , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[28] Edward A. Lee,et al. A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[29] Twan Basten,et al. Reactive process networks , 2004, EMSOFT '04.
[30] Jürgen Teich,et al. FunState-an internal design representation for codesign , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[31] Sander Stuijk,et al. SDF^3: SDF For Free , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).
[32] Edward A. Lee,et al. Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[33] Ed F. Deprettere,et al. A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[34] Christian Haubelt,et al. Classification of General Data Flow Actors into Known Models of Computation , 2008, 2008 6th ACM/IEEE International Conference on Formal Methods and Models for Co-Design.
[35] Shuvra S. Bhattacharyya,et al. Efficient techniques for clustering and scheduling onto embedded multiprocessors , 2006, IEEE Transactions on Parallel and Distributed Systems.
[36] Shuvra S. Bhattacharyya,et al. Cycle-Breaking Techniques for Scheduling Synchronous Dataflow Graphs , 2007 .
[37] Edward A. Lee,et al. Overview of the Ptolemy project , 2001 .