Trading speed for low power by choice of supply and threshold voltages

The trading of speed for low power consumption in CMOS VLSI by using the supply voltage and the threshold voltage as variables was investigated. It is shown that it is desirable to minimize the supply voltage for minimizing the power consumption. The lower bound of the supply voltage and the possible decrease in power consumption without speed loss were investigated under different circuit constraints, and the consequences for circuit performance were calculated. Results show, for example, that power reductions of about 40 times can be obtained without speed loss by using supply voltages down to about 0.48 V. >

[1]  Hiroo Masuda,et al.  A submicrometer MOS transistor I-V model for circuit simulation , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  D. Deschacht,et al.  Explicit formulation of delays in CMOS data paths , 1988 .

[3]  M. Kinugawa,et al.  Power-supply voltage impact on circuit performance for half and lower submicrometer CMOS LSI , 1990 .

[4]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[5]  S. S.-S. Chung.  A charge-based capacitance model of short-channel MOSFETs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Massimo Conti,et al.  A new analytical and statistical-oriented approach for the two-dimensional threshold analysis of short-channel MOSFETs , 1989 .

[7]  Mario Pinto-Guedes,et al.  A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  E.H. Li,et al.  Parameter sensitivity of narrow-channel MOSFET's , 1991, IEEE Electron Device Letters.

[9]  Christer Svensson,et al.  Performance of Synchronous and Asynchronous Schemes for VLSI Systems , 1992, IEEE Trans. Computers.

[10]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[11]  Wolfgang Fichtner,et al.  A Description of MOS Internodal Capacitances for Transient Simulations , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[13]  R. C. Foss,et al.  An Efficient MOS Transistor Model for Computer-Aided Design , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Norman P. Jouppi,et al.  Computer technology and architecture: an evolving interaction , 1991, Computer.