Segmented Virtual Ground Architecture for Low-Power Embedded SRAM

A new scheme to reduce the power consumption of static random access memories is presented. It is shown that using segmented virtual grounding (SVGND), it is possible to reduce both dynamic and static power consumption. The leakage power of the cells is reduced by reducing the voltage drop over a cell. The dynamic power dissipation is also reduced by eliminating the power consumption due to the discharge of the nondesired neighboring bitlines. The effectiveness of this scheme is compared to recently reported low-power schemes. It is shown that unlike those schemes, SVGND can accommodate multiple words in one row; a significant improvement in soft error rate tolerance

[1]  T. Sakurai,et al.  90% write power-saving SRAM using sense-amplifying memory cell , 2004, IEEE Journal of Solid-State Circuits.

[2]  Bharadwaj Amrutur,et al.  A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.

[3]  Masashi Horiguchi,et al.  Review and future prospects of low-voltage RAM circuits , 2003, IBM J. Res. Dev..

[4]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[5]  Nobutaro Shibata.  A Switched Virtual-GND Level Technique for Fast and Low Power SRAM's , 1997 .

[6]  Ron Ho,et al.  Low-power SRAM design using half-swing pulse-mode techniques , 1998, IEEE J. Solid State Circuits.

[7]  Lee-Sup Kim,et al.  A low-power SRAM using hierarchical bit line and local sense amplifiers , 2005, IEEE J. Solid State Circuits.

[8]  Hiroyuki Mizuno,et al.  Driving source-line cell architecture for sub-1-V high-speed low-power applications , 1996 .

[9]  A. Chandrakasan,et al.  Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems) , 2005 .

[10]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[11]  Kiyoo Itoh,et al.  Vlsi Memory Chip Design , 2006 .

[12]  Noriyuki Suzuki,et al.  A 150 ns 16-Mb CMOS SRAM with interdigitated bit-line architecture , 1992 .

[13]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .