Bridging high-level slqvihesis to RTL technology libraries

Author(s): Dutt, Nikil D.; Kipps, James R. | Abstract: The output of high-level synthesis typically consists of a netlist of generic RTL components and a state sequencing table. While module generators and logic synthesis tools can be used to map RTL components into standard cells or layout geometries, they cannot provide technology mapping into the data book libraries of functional RTL cells used commonly throughout the industrial design community. In this paper, we introduce an approach to implementing generic RTL components with technology-specific RTL library cells. This approach addresses the criticism of designers who feel that high-level synthesis tools should be used in conjunction with existing RTL data books. We describe how GENUS, a library of generic RTL components, is organized for use in high-level synthesis and how DTAS, a functional synthesis system, is used to map GENUS components into RTL library cells.

[1]  Roger T. Hartley,et al.  Temporal, spatial, and constraint handling in the Conceptual Programming environment, CP , 1992 .

[2]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[3]  Daniel Gajski,et al.  MILO: a microarchitecture and logic optimizer , 1988, DAC '88.

[4]  Gwo-Dong Chen.  2 . 2 User ' s view of ICDB ICDB , 2004 .

[5]  Daniel Gajski,et al.  The role of learning in logic synthesis , 1989, [Proceedings 1989] IEEE International Workshop on Tools for Artificial Intelligence.

[6]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[7]  Nikil D. Dutt.  LEGEND: a language for generic component library description , 1990, Proceedings. 1990 International Conference on Computer Languages.

[8]  Nikil D. Dutt,et al.  An intermediate representation for behavioral synthesis , 1991, DAC '90.

[9]  Daniel D. Gajski,et al.  Automating technology adaptation in design synthesis , 1989 .

[10]  R. Camposano,et al.  The integration of logic synthesis and high-level synthesis , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  Donald E. Thomas,et al.  A Technology Relative Logic Synthesis and Module Selection System , 1981, 18th Design Automation Conference.

[12]  Daniel D. Gajski,et al.  Synthesis from VHDL , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[13]  Nikil Dutt.  GENUS : a generic component library for high level synthesis , 1988 .

[14]  Wayne H. Wolf,et al.  An Object-Oriented, Procedural Database for VLSI Chip Planning , 1986, 23rd ACM/IEEE Design Automation Conference.

[15]  James R. Kipps,et al.  RACK: a parser generator for AI languages , 1990, [1990] Proceedings of the 2nd International IEEE Conference on Tools for Artificial Intelligence.