A sub‐1 V nanopower temperature‐compensated sub‐threshold CMOS voltage reference with 0.065%/V line sensitivity

We present the design of a nanopower sub‐threshold CMOS voltage reference and the measurements performed over a set of more than 70 samples fabricated in 0.18 µm CMOS technology. The circuit provides a temperature‐compensated reference voltage of 259 mV with an extremely low line sensitivity of only 0.065% at the price of a less effective temperature compensation. The voltage reference properly works with a supply voltage down to 0.6 V and with a power dissipation of only 22.3 nW. Very similar performance has been obtained with and without the inclusion of the start‐up circuit. Copyright © 2013 John Wiley & Sons, Ltd.

[1]  G. Iannaccone,et al.  A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[2]  Han Wang,et al.  A CMOS voltage reference without resistors for ultra-low power applications , 2007, 2007 7th International Conference on ASIC.

[3]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[4]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[5]  Ran Liu,et al.  Nanopower CMOS sub-bandgap reference with 11 ppm/°C temperature coefficient , 2009 .

[6]  Zhangcai Huang,et al.  A CMOS Sub-l-V nanopower current and voltage reference with leakage compensation , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Liyuan Liu,et al.  A nanopower CMOS bandgap reference with 30ppm/degree C from −30 degree C to 150 degree C , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[8]  Giuseppe Iannaccone,et al.  A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference , 2011, IEEE Journal of Solid-State Circuits.