Low-power Full Adder array-based Multiplier with Domino Logic

ABSTRACT : A circuit design for a low-power full adder array-based multiplier in domino logic is proposed. It is based on Wallace tree technique. Clocked architecture results in lower power dissipation and improvements in power-delay product. The proposed technique is general and can be used in all domino logic circuit designs. Higher order multipliers like 16x16, 32x32 may also be implemented using 4x4 bit multiplier and hence a modular design is presented by constructing an 8x8 multiplier using multiple 4x4 multipliers. Average power and TannerTool report for 8x8 Multiplier is as follows, Device and node counts: MOSFETs – 2572, MOSFET geometries 2 Measurement result summary Average Power found to be 0.11108 microwatt

[1]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[2]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[3]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[4]  Jean-Luc Gaudiot,et al.  A Simple High-Speed Multiplier Design , 2006, IEEE Transactions on Computers.

[5]  Trevor N. Mudge,et al.  Timing verification of sequential domino circuits , 1996, Proceedings of International Conference on Computer Aided Design.

[6]  Abdoul Rjoub,et al.  Low-power domino logic multiplier using low-swing technique , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[7]  Chuen-Yau Chen,et al.  Novel low-power 1-bit full adder design , 2009, 2009 9th International Symposium on Communications and Information Technology.

[8]  David A. Edwards,et al.  Utilising dynamic logic for low power consumption in asynchronous circuits , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[9]  Keshab K. Parhi,et al.  A theoretical approach to estimation of bounds on power consumption in digital multipliers , 1997 .

[10]  Gerald E. Sobelman,et al.  Low-power multiplier design using delayed evaluation , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.