Cellular handset integration -- SIP vs. SOC

Cellular handsets are rapidly evolving from voice-only products to highly featured designs featuring color displays, games, audio, video, cameras, Bluetooth, GPS, WLAN, highspeed wide-area data services, and other advanced features. This remarkable expansion in capability, in conjunction with ongoing customer demands for sleek, ergonomic, and reasonably priced handsets with good battery life, places considerable pressure on handset component providers to aggressively integrate the handset electronics. System-in-package (SIP) integration and system-on-chip (SOC) integration are two possible approaches. This paper investigates the tradeoffs between SIP and SOC integration for the integration of memories, analog, and RF electronics in the handset.

[1]  R.B. Staszewski,et al.  All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  H. Shichijo,et al.  0.1 /spl mu/m RFCMOS on high resistivity substrates for system on chip (SOC) applications , 2002, Digest. International Electron Devices Meeting,.

[3]  H. Shichijo,et al.  High-Voltage Drain Extended MOS Transistors for 0.18 um Logic CMOS Process , 2000, 30th European Solid-State Device Research Conference.

[4]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  F. Chu,et al.  Current and future ferroelectric nonvolatile memory technology , 2001 .

[6]  J. Rodriguez,et al.  Demonstration of a 4 Mb, high density ferroelectric memory embedded within a 130 nm, 5 LM Cu/FSG logic process , 2002, Digest. International Electron Devices Meeting,.

[7]  K. Muhammad,et al.  A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  J. Lin.  An Embedded 0.8V/480uW 6B/22MHz Flash ADC in 0.13-um Dgital CMOS Process Using a Nonlinear Double Interpolation Technique , 2002 .

[9]  Y. Itoh,et al.  A 76 mm/sup 2/ 8 Mb chain ferroelectric memory , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10]  A. Chatterjee.  Analog integration in a 0.35μm Cu metal pitch, 0.1μm gate length, low-power digital CMOS technology , 2001 .

[11]  Taylor R. Efland,et al.  High-voltage drain extended MOS transistors for 0.18-/spl mu/m logic CMOS process , 2001 .

[12]  D.B.M. Klaassen,et al.  A record high 150 GHz f/sub max/ realized at 0.18 /spl mu/m gate length in an industrial RF-CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[13]  R. Scheuerlein,et al.  A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[14]  H. Shichijo,et al.  Analog integration in a 0.35 /spl mu/m Cu metal pitch, 0.1 /spl mu/m gate length, low-power digital CMOS technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[15]  D.D. Buss.  Technology in the Internet age , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[16]  Baher Haroun.  18.2 An Embedded 0.8V/480µW 6b/22MHz Flash ADC in 0.13µm Digital CMOS Process using Nonlinear Double-Interpolation Technique , 2002 .

[17]  B. Haroun,et al.  An embedded 0.8 V/480 /spl mu/W 6b/22 MHz flash ADC in 0.13 /spl mu/m digital CMOS process using nonlinear double-interpolation technique , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[18]  D. Leipold,et al.  SOC CMOS technology for personal Internet products , 2003 .

[19]  D. Buss.  Device issues in the integration of analog/RF functions in deep submicron digital CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[20]  J. Lin,et al.  An embedded 0.8 V/480 μW 6b/22 MHz flash ADC in 0.13-μm digital CMOS process using a nonlinear double interpolation technique , 2002, IEEE J. Solid State Circuits.

[21]  Shan Sun,et al.  Retention after fatigue of ferroelectric memories , 2001 .

[22]  Heng-Ming Hsu,et al.  A 0.18 /spl mu/m foundry RF CMOS technology with 70 GHz F/sub t/ for single chip system solutions , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[23]  Hiroshi Iwai.  CMOS technology for RF application , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).