Analog Layout Synthesis

[1]  J.-C. Lee,et al.  Fully automated layout generators for high-performance analog VLSI modules , 1989, Fourth IEEE Region 10 International Conference TENCON.

[2]  Rudolf Bayer,et al.  Symmetric binary B-Trees: Data structure and maintenance algorithms , 1972, Acta Informatica.

[3]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[4]  Zhi-Ming Lin,et al.  Global routing techniques for an automatic mixed analog/digital IC layout compiler , 1991, IEEE Proceedings of the SOUTHEASTCON '91.

[5]  G. Van der Plas,et al.  Mondriaan: a tool for automated layout synthesis of array-type analog blocks , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[6]  Yingtao Jiang,et al.  An automated design tool for analog layouts , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Maher Kayal,et al.  A new routing method for full custom analog ICs , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[8]  Dave Hightower.  A solution to line-routing problems on the continuous plane , 1969, DAC '69.

[9]  Bing J. Sheu,et al.  SLAM: a smart analog module layout generator for mixed analog-digital VLSI design , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[10]  Sachin S. Sapatnekar,et al.  Handbook of Algorithms for Physical Design Automation , 2008 .

[11]  Francisco V. Fernández,et al.  An Integrated Layout-Synthesis Approach for Analog ICs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[13]  Bing Xue,et al.  Electromigration Avoidance Aware Net Splitting Algorithm in Analog Circuits , 2006, 2006 International Conference on Communications, Circuits and Systems.

[14]  Alex Doboli,et al.  An explorative tile-based technique for automated constraint transformation, placement and routing of high frequency analog filters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[15]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  José Luis Huertas,et al.  An algorithm for the place-and-route problem in the layout of analog circuits , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[17]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Russell Kao,et al.  Shortest path search using tiles and piecewise linear costpropagation , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  J. D. Conway,et al.  An automatic layout generator for analog circuits , 1992, [1992] Proceedings The European Conference on Design Automation.

[20]  Brian W. Kernighan,et al.  An optimum channel-routing algorithm for polycell layouts of integrated circuits , 1973, DAC '73.

[21]  Frank O. Hadlock,et al.  A shortest path algorithm for grid graphs , 1977, Networks.

[22]  Ning Fu,et al.  Multi-SP: a representation with united rectangles for analog placement and routing , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[23]  Gary W. Clow.  A Global Routing Algorithm for General Cells , 1984, 21st Design Automation Conference Proceedings.

[24]  F. Hwang.  On Steiner Minimal Trees with Rectilinear Distance , 1976 .

[25]  J. D. Carothers,et al.  Candidate generation for 45 degree routing for mixed-signal layout , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[26]  Nils J. Nilsson,et al.  A Formal Basis for the Heuristic Determination of Minimum Cost Paths , 1968, IEEE Trans. Syst. Sci. Cybern..

[27]  R. E. Massara,et al.  An expert system for general purpose analogue layout synthesis , 1990, Proceedings of the 33rd Midwest Symposium on Circuits and Systems.

[28]  Ronald S. Gyurcsik,et al.  Generation of performance sensitivities for analog cell layout , 1991, 28th ACM/IEEE Design Automation Conference.

[29]  Ken Martin,et al.  BALLISTIC: an analog layout language , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[30]  A. Sangiovanni-Vincentelli,et al.  Constraint-based channel routing for analog and mixed analog/digital circuits , 1990, ICCAD 1990.

[31]  John K. Ousterhout,et al.  Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Yoichi Shiraishi,et al.  Cooperative Approach to a Practical Analog LSI Layout System , 1993, 30th ACM/IEEE Design Automation Conference.

[33]  Peter Y. K. Cheung,et al.  RACHANA: an integrated placement and routing approach to CMOS analog cells , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[34]  Georges G. E. Gielen,et al.  A layout synthesis methodology for array-type analog blocks , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[35]  Alberto L. Sangiovanni-Vincentelli,et al.  Area routing for analog layout , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  Alberto Sangiovanni-Vincentelli,et al.  Mighty: a rip-up and reroute detailed router , 1986 .

[37]  Jens Lienig,et al.  Electromigration avoidance in analog circuits: two methodologies for current-driven routing , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[38]  Rob A. Rutenbar,et al.  Latchup-aware placement and parasitic-bounded routing of custom analog cells , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[39]  Maher Kayal,et al.  SALIM: a layout generation tool for analog ICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[40]  Somchai Prasitjutrakul,et al.  A timing-driven global router for custom chip design , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[41]  Michiel Steyaert,et al.  CYCLONE: automated design and layout of RF LC-oscillators , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[42]  Yici Cai,et al.  A performance driven probabilistic resource allocation algorithm for analog routers , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[43]  Chi-Yuan Lo,et al.  Parasitic extraction: current state of the art and future trends , 2001 .

[44]  Kenichi Okada,et al.  A global routing algorithm for analog circuits using a resistor array model , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[45]  J.D. Carothers,et al.  Global routing methodology for analog and mixed-signal layout , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[46]  Isao Shirakawa,et al.  An automatic routing system for single-layer printed wiring boards , 1982 .

[47]  D. A. Mlynski,et al.  A new genetic single-layer routing algorithm for analog transistor arrays , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[48]  Rob A. Rutenbar,et al.  Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[49]  Mohamed Dessouky,et al.  Layout-oriented synthesis of high performance analog circuits , 2000, DATE '00.

[50]  B. J. Sheu,et al.  Generalised approach to automatic custom layout of analogue ICs , 1992 .

[51]  L.R. Carley,et al.  Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[52]  R. Guerrieri,et al.  A general router for analog layout , 1989, Proceedings. VLSI and Computer Peripherals. COMPEURO 89.

[53]  Alberto L. Sangiovanni-Vincentelli,et al.  A routing methodology for analog integrated circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[54]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[55]  Yingtao Jiang,et al.  Global-routing driven placement strategy in analog VLSI physical designs , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[56]  N. Lourengo,et al.  LAYGEN - Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[57]  Erich Barke,et al.  Single step current driven routing of multiterminal signal nets for analog applications , 2000, DATE '00.

[58]  Mohamed Dessouky,et al.  A layout approach for electrical and physical design integration of high-performance analog circuits , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[59]  Günhan Dündar,et al.  New layout generator for analog CMOS circuits , 2007, 2007 18th European Conference on Circuit Theory and Design.

[60]  Lihong Zhang,et al.  A novel analog layout synthesis tool , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[61]  Günhan Dündar,et al.  Analog Layout Generator for CMOS Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[62]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[63]  Nuno Horta,et al.  Laygen - An evolutionary approach to automatic analog IC layout generation , 2005, 2005 12th IEEE International Conference on Electronics, Circuits and Systems.

[64]  Alberto L. Sangiovanni-Vincentelli,et al.  Constraint generation for routing analog circuits , 1991, DAC '90.

[65]  Maher Kayal,et al.  An interactive layout generation tool for CMOS analog ICs , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[66]  R.L. Rivest,et al.  A "Greedy" Channel Router , 1982, 19th Design Automation Conference.

[67]  Jens Lienig,et al.  Current-driven wire planning for electromigration avoidance in analog circuits , 2003, ASP-DAC '03.

[68]  José Luis Huertas,et al.  A performance-driven placement algorithm with simultaneous Place&Route optimization for analog ICs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[69]  Jiri Soukup,et al.  Fast Maze Router , 1978, 15th Design Automation Conference.

[70]  David N. Deutsch.  A “DOGLEG” channel router , 1976, DAC 1976.

[71]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1989 .

[72]  A. Sangiovanni-Vincentelli,et al.  Use of performance sensitivities in routing analog circuits , 1990, IEEE International Symposium on Circuits and Systems.

[73]  Yasuhiro Kobayashi,et al.  LADIES: an automatic layout system for analog LSI's , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[74]  E. Barke,et al.  PARSY: a parasitic symmetric router for net bundles using module generators , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[75]  Shay Gueron,et al.  The Fermat-Steiner Problem , 2002, Am. Math. Mon..

[76]  Yoji Kajitani,et al.  Explicit expression and simultaneous optimization of placement and routing for analog IC layouts , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[77]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .