Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications

Presents an analysis of the behavioral descriptions of embedded systems to generate behavioral test patterns that are used to perform the exploration of design alternatives based on testability. In this way, during the hardware/software partitioning of the embedded system, testability aspects can be considered. This paper presents an innovative error model for algorithmic (behavioral) descriptions, which allows for the generation of behavioral test patterns. They are converted into gate-level test sequences by using more-or-less accurate procedures based on scheduling information or both scheduling and allocation information. The paper shows, experimentally, that such converted gate-level test sequences provide a very high stuck-at fault coverage when applied to different gate-level implementations of the given behavioral specification. For this reason, our behavioral test patterns can be used to explore testability alternatives, by simply performing fault simulation at the gate level with the same set of patterns, without regenerating them for each circuit. Furthermore, whenever gate-level ATPGs are applied on the synthesized gate-level circuits, they obtain lower fault coverage with respect to our behavioral test patterns, in particular when considering circuits with hard-to-detect faults.

[1]  Daniel G. Saab,et al.  CHEETA: Composition of hierarchical sequential tests using ATKET , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Norbert Giambiasi,et al.  Test pattern generation for behavioral descriptions in VHDL , 1991 .

[3]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[4]  J. H. Aylor,et al.  Algebraic ATPG of combinational circuits using binary decision diagrams , 1993, Proceedings ETC 93 Third European Test Conference.

[5]  W.M. vanCleemput,et al.  Computer hardware description languages and their applications , 1979, 16th Design Automation Conference.

[6]  J. R. Armstrong,et al.  Hierarchical test generation for VHDL behavioral models , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[7]  Enrico Macii,et al.  Algorithms for Approximate FSM Traversal , 1993, 30th ACM/IEEE Design Automation Conference.

[8]  Niraj K. Jha,et al.  Genesis: a behavioral synthesis system for hierarchical testability , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[9]  Norbert Giambiasi,et al.  Behavioral Testing of Digital Circuits , 1993 .

[10]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..

[11]  Glenford J. Myers,et al.  Art of Software Testing , 1979 .

[12]  Irith Pomeranz,et al.  On static compaction of test sequences for synchronous sequential circuits , 1996, DAC '96.

[13]  Kwang-Ting Cheng,et al.  Automatic generation of functional vectors using the extended finite state machine model , 1996, TODE.

[14]  Fabrizio Ferrandi,et al.  Increase the behavioral fault model accuracy using high-level synthesis information , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[15]  Janak H. Patel,et al.  Testability analysis based on structural and behavioral information , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[16]  Sujit Dey,et al.  Power management in high-level synthesis , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Christos A. Papachristou,et al.  Test synthesis in the behavioral domain , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[18]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[19]  Janak H. Patel,et al.  Addressing design for testability at the architectural level , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Paolo Prinetto,et al.  Testability analysis and ATPG on behavioral RT-level VHDL , 1997, Proceedings International Test Conference 1997.

[21]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[22]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[23]  Shin-ichi Minato.  Generation of BDDs from hardware algorithm descriptions , 1996, ICCAD 1996.

[24]  Hergen Pargmann,et al.  Computing binary decision diagrams for VHDL data types , 1994, EURO-DAC '94.

[25]  John P. Hayes,et al.  Hierarchical test generation using precomputed testsd for modules , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[26]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..