Delta-sigma modulation in fractional-N frequency synthesis

A description is given of a delta-sigma ( Delta - Sigma ) modulation and fractional-N frequency division technique for performing indirect digital frequency synthesis using a phase-locked loop (PLL). The use of Delta - Sigma modulation concepts results in beneficial shaping of the phase noise (jitter) introduced by fractional-N division. The technique has the potential to provide low phase noise, fast settling time, and reduced impact of spurious frequencies when compared with existing fractional-N PLL techniques. >

[1]  James C. Candy,et al.  A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters , 1974, IEEE Trans. Commun..

[2]  J. Candy,et al.  The Structure of Quantization Noise from Sigma-Delta Modulation , 1981 .

[3]  V. Kroupa,et al.  Noise Properties of PLL Systems , 1982, IEEE Trans. Commun..

[4]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[5]  K. McNab,et al.  A Short Survey of Frequency Synthesizer Techniques , 1986, 40th Annual Symposium on Frequency Control.

[6]  James C. Candy,et al.  Double Interpolation for Digital-to-Analog Conversion , 1986, IEEE Trans. Commun..

[7]  P.J.A. Naus,et al.  A CMOS Stereo 16 Bit D/A Converter for Digital Audio , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[8]  David W. Allan,et al.  Standard terminology for fundamental frequency and time metrology , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[9]  Robert M. Gray,et al.  Spectral analysis of quantization noise in a single-loop sigma-delta modulator with DC input , 1989, IEEE Trans. Commun..

[10]  Charles G. Sodini,et al.  A 200 MHz CMOS phase-locked loop with dual phase detectors , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11]  R. M. Herman,et al.  A GPS receiver with synthesized local oscillator , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[12]  Charles G. Sodini,et al.  A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .