Smart Front-End Signal Processing for Advanced Wireless Receivers

One of the key trends in the design of radio receivers and other wireless devices is to shift more and more of the transceiver functionalities to digital signal processing (DSP). At the same time, the demands on the remaining analog circuits are greatly increased, especially with lower power supplies and nanoscale technology effects such as variability. With the terminal users requesting high radio performance and data rates, and low power consumption on one hand, and terminal flexibility and reduced implementation costs on the other hand, the requirements for these remaining analog front-end stages become extremely challenging to meet. As a result, one interesting idea is to complement analog radio-frequency (RF) circuits with smart signal-processing algorithms to digitally enhanced RF circuits. In this paper, we focus on developing and demonstrating novel signal-processing techniques intended for the analog and digital front-ends of future low-power, flexible radios. One key aspect in the work is power-efficient digital front-end design with great flexibility for digital selectivity filtering and sample rate alteration. Another key ingredient is the analysis and mitigation of different analog RF impairments, with special emphasis on I/Q imbalance effects and second-order intermodulation (IM2) distortion in wideband multicarrier or multichannel radio receivers. The approach used in this work generally draws from the practical system performance specifications. Overall, our results clearly indicate that the proposed compensation techniques can be used to suppress I/Q imbalance and IM2 distortion effects in receiver front-end sections under realistic signaling assumptions. The adaptivity and flexibility offered by the overall digital front-end design greatly reduces the power consumption of the radio.

[1]  L. Maurer,et al.  A GSM-EDGE/CDMA2000/UMTS Receiver IC for Cellular Terminals in 0.13 μm CMOS , 2006, 2006 European Conference on Wireless Technology.

[2]  Kari Halonen,et al.  Characterization of IIP2 and DC-offsets in transconductance mixers , 2001 .

[3]  Gernot Hueber,et al.  RF Front-End Architecture for Cognitive Radios , 2007, 2007 IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.

[4]  Gernot Hueber,et al.  A single-chip UMTS receiver with integrated digital frontend in 0.13 μm CMOS , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[5]  Lajos Gazsi,et al.  Explicit formulas for lattice wave digital filters , 1985 .

[6]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[7]  Patrizia Greco,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS , 2005 .

[8]  F. Kuttner,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[9]  Wolfgang Rave,et al.  Dirty RF: A New Paradigm , 2005, 2005 IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications.

[10]  Mikko Valkama,et al.  Signal processing challenges for applying software radio principles in future wireless terminals: an overview , 2002, Int. J. Commun. Syst..

[11]  Lajos Hanzo,et al.  Bandwidth-efficient wireless multimedia communications , 1998, Proc. IEEE.

[12]  Gernot Hueber,et al.  The Impact of RF-Impairments and Automatic Gain Control on UMTS-HSDPA-Throughput Performance , 2006, IEEE Vehicular Technology Conference.

[13]  M. Valkama,et al.  Advanced digital signal processing techniques for compensation of nonlinear distortion in wideband multicarrier radio receivers , 2006, IEEE Transactions on Microwave Theory and Techniques.

[14]  David Tse,et al.  Fundamentals of Wireless Communication , 2005 .

[15]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[16]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[17]  Robert Weigel,et al.  A 0.13μm 1.5V CMOS I/Q Downconverter with Digital Adaptive IIP2 Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[19]  Gernot Hueber,et al.  The design of a multi-mode/multi-system capable software radio receiver , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  Philip Schniter,et al.  Adaptive chip-rate equalization of downlink multirate wideband CDMA , 2002, IEEE Transactions on Signal Processing.

[21]  Gernot Hueber,et al.  System Design of a Configurable Highly Digital UMTS/NAVSAT RF-Receiver , 2006, 2006 IEEE 63rd Vehicular Technology Conference.

[22]  W. W. Lu,et al.  Compact multidimensional broadband wireless: the convergence of wireless mobile and access , 2000, IEEE Commun. Mag..

[23]  A. Holm,et al.  An adaptive multi-mode RF front-end for cellular terminals , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[24]  Mikko Valkama,et al.  Circularity-Based I/Q Imbalance Compensation in Wideband Direct-Conversion Receivers , 2008, IEEE Transactions on Vehicular Technology.

[25]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[26]  L. Maurer,et al.  HSDPA Performance Investigations related to RF-Impairments , 2006, 2006 European Conference on Wireless Technology.

[27]  M. Faulkner,et al.  DC offset and IM2 removal in direct conversion receivers , 2002 .

[28]  Shahriar Mirabbasi,et al.  Classical and modern receiver architectures , 2000, IEEE Commun. Mag..