Accelerating signal processing algorithms in digital holography using an FPGA platform

This paper describes the implementation of a custom DSP system to accelerate image processing algorithms used in the field of digital holography. The system, implemented on an FPGA platform, is intended for real-time reconstruction of images captured on a large image sensor. Due to the large amount of processing information, it is not possible to perform a HDL simulation of a complete image reconstruction in reasonable time. Instead, a reconfigurable solution is being used for full scale image reconstruction, exhaustive testing of the functionality and for connecting the accelerator to external components, i.e. the image sensor, monitor output device and high-speed memory banks.

[1]  W Xu,et al.  Digital in-line holography for biological applications , 2001, Proceedings of the National Academy of Sciences of the United States of America.

[2]  Jiri Gaisler A portable and fault-tolerant microprocessor based on the SPARC v8 architecture , 2002, Proceedings International Conference on Dependable Systems and Networks.

[3]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .

[4]  Viktor Öwall,et al.  A 2048 complex point FFT processor using a novel data scaling approach , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  Thomas Lenart,et al.  High resolution digital transmission microscopy : a Fourier holography approach , 2004 .