A single flux quantum standard logic cell library
暂无分享,去创建一个
H. Terai | Akira Fujimaki | Shinichi Yorozu | Yoshio Kameda | Shuichi Tahara | Tomoaki Yamada | H. Terai | T. Yamada | S. Tahara | A. Fujimaki | Y. Kameda | S. Yorozu
[1] Dmitry Zinoviev,et al. FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-/spl mu/m LTS technology , 2001 .
[2] Akira Fujimaki,et al. A new optimization procedure for single flux quantum circuits , 2001 .
[3] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[4] Nobuyuki Yoshikawa,et al. Cell-based top-down design methodology for RSFQ digital circuits , 2001 .
[5] S. Tahara,et al. A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.