A 6-bit 4 MS/s 26fJ/conversion-step segmented SAR ADC with reduced switching energy for BLE

Summary This paper presents a 6-bit 4 MS/s segmented successive approximation register analog-to-digital converter for Bluetooth low energy transceiver applications. To improve the linearity and reduce the switching power consumption, a segmented structure with new switching scheme is adopted in the capacitive digital-to-analog converter. The proposed switching sequence determines the MSBs according to the thermometer codes and skips some of the unnecessary steps while avoiding bubble errors. To ensure the common mode voltage remains comparatively steady, and to avoid employing power-hungry common mode reference voltage circuits, each capacitor is divided into 2 identical small capacitors, connecting one of them to “high” and the other one to “low”. The switching sequence is straightforward, and a split capacitor with an integer value is applied, which almost halves the total number of capacitors while retaining the unit capacitor value intact. The prototype analog-to-digital converter is fabricated and measured in a 55-nm (shrinked 65 nm) complementary metal-oxide semiconductor process and achieves 5.48 to 5.92 Effective Number of Bits (ENOB) at a sampling frequency of 4 MS/s. The Signal to Noise and Distortion Ratio (SNDR) and Spurious Free Dynamic Range (SFDR) for Nyquist input frequency are 34.79 and 40.03 dB, respectively. The current consumption is 4.8 μA from a 1.0-V supply, which corresponds to the figure of merit of 26 fJ/conversion-step. The total active area of the analog-to-digital converters for the I and Q paths of the receiver is 105 μm × 140 μm.

[1]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[2]  Michail Papamichail,et al.  A 10 mW Bluetooth Low-Energy Transceiver With On-Chip Matching , 2015, IEEE Journal of Solid-State Circuits.

[3]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[4]  Yusuf Leblebici,et al.  Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[5]  Ho-Jin Park,et al.  A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC , 2015, IEEE Journal of Solid-State Circuits.

[6]  Kang-Yoon Lee,et al.  A 10-b 10MS/s SAR ADC with power and accuracy control of the comparator , 2015, 2015 International SoC Design Conference (ISOCC).

[7]  V. Chaturvedi,et al.  Energy efficient asymmetric binary search switching technique for SAR ADC , 2010 .

[8]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[9]  Hossein Shamsi,et al.  Yield‐aware sizing of pipeline ADC using a multiple‐objective evolutionary algorithm , 2017, Int. J. Circuit Theory Appl..

[10]  Maliang Liu,et al.  A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 $\mu{\rm m}$ CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[12]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[13]  Behnam Samadpoor Rikan,et al.  A 6-bit 4 MS/s, VCM-based sub-radix-2 SAR ADC with inverter type comparator , 2017, Microelectron. J..