Advanced Multithreading Architecture with Hardware Based Scheduling

FPGA based soft-processors are an attractive approach for embedded system engineering. Multithreading is proposed as the method to manage long latency events that are caused by I/O, off-chip memory and other shared resource accesses. However, most of the earlier multi-threaded soft-processors were based on conventional FPMT and CGMT architectures, which fall short for several reasons. In this paper, we propose a novel multithreading architecture for soft-processors that eliminates the thread switch penalty, while maintaining the single thread performance.

[1]  J. Gregory Steffan,et al.  Improving Pipelined Soft Processors with Multithreading , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[2]  David R. Martinez,et al.  High performance embedded computing handbook : a systems perspective , 2008 .

[3]  J. Gregory Steffan,et al.  Custom code generation for soft processors , 2007, CARN.

[4]  Mazen A. R. Saghir,et al.  Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[5]  Theo Ungerer,et al.  A survey of processors with explicit multithreading , 2003, CSUR.

[6]  Wayne Luk,et al.  CUSTARD - a customisable threaded FPGA soft processor and tools , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[7]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[8]  Theo Ungerer,et al.  Multithreaded Processors , 2002, Comput. J..

[9]  Stephen Dean Brown,et al.  A Multithreaded Soft Processor for SoPC Area Reduction , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[10]  J. Gregory Steffan,et al.  Fast critical sections via thread scheduling for FPGA-based multithreaded processors , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[11]  William J. Dally,et al.  A delay model and speculative architecture for pipelined routers , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[12]  John Wawrzynek,et al.  Post-placement C-slow retiming for the xilinx virtex FPGA , 2003, FPGA '03.