Design and analysis of a high-speed channel for Coded Differential signaling

This paper introduces the design and analysis of a high-speed channel for a new signaling scheme called Coded Differential signaling. The coding scheme is designed in such a way that the parallel interface preserves many of the attractive properties of a differential link such as low supply noise generation and immunity to common-mode noise. In addition, the coding completely eliminates the first post-cursor intersymbol interference of the channel over the entire unit-interval at no loss in throughput. As a result, Coded Differential signaling leads to substantial increase in timing margin compared to a differential link with 1-tap post-cursor equalizer, consequently without the associated complexity. The design of the channel, however, requires an innovative approach to optimize the performance and cost of the system. The theory of Coded Differential signaling, the minimization of the timing skew in the channel, and the details of the implementation of a prototype system developed based on proposed scheme for graphics memory interfaces are described in this paper. On-scope measured eye diagrams indicate 30% improvement in timing margin compared to a 1-tap predictive decision feedback equalizer system.

[1]  Jae-Hyung Lee,et al.  A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Aliazam Abbasfar,et al.  A 4.1-pJ/b, 16-Gb/s Coded Differential Bidirectional Parallel Electrical Link , 2012, IEEE Journal of Solid-State Circuits.

[3]  Aliazam Abbasfar,et al.  A 4.1pJ/b 16Gb/s coded differential bidirectional parallel electrical link , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Peter Gregorius,et al.  75nm 7Gb/s/pin 1Gb GDDR5 graphics memory device with bandwidth-improvement techniques , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Young-Hyun Jun,et al.  A 0.13-$\mu$ m CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN , 2009, IEEE Journal of Solid-State Circuits.

[6]  Young-Jung Choi,et al.  Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54nm 7Gb/s GDDR5 DRAM interface , 2009, 2009 Symposium on VLSI Circuits.

[7]  Timothy M. Hollis.  Data Bus Inversion in High-Speed Memory Applications , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Peter Gregorius,et al.  A 75 nm 7 Gb/s/pin 1 Gb GDDR5 Graphics Memory Device With Bandwidth Improvement Techniques , 2010, IEEE Journal of Solid-State Circuits.