A Power-Efficient 5.6-GHz Process-Compensated CMOS Frequency Divider
暂无分享,去创建一个
[1] Payam Heydari,et al. A 40-GHz Flip-Flop-Based Frequency Divider , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Ishiuchi,et al. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .
[3] Manoj Sachdev,et al. A digitally programmable delay element: design and analysis , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[4] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[5] Yue Tan,et al. A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology , 2003, ISLPED '03.
[6] M. Fujishima,et al. 55GHz CMOS frequency divider with 3.2GHz locking range , 2004, Proceedings of the 30th European Solid-State Circuits Conference.
[7] Michael Green,et al. Dynamics of high-frequency CMOS dividers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[8] Y. Ohtomo,et al. A 16.3-GHz 64:1 CMOS frequency divider , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).
[9] Rafael J. Betancourt-Zamora,et al. 1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[10] Thomas H. Lee,et al. A unified model for injection-locked frequency dividers , 2003, IEEE J. Solid State Circuits.