Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design
暂无分享,去创建一个
[1] Ding-Ming Kwai,et al. A Test Integration Methodology for 3D Integrated Circuits , 2010, 2010 19th IEEE Asian Test Symposium.
[2] Mario H. Konijnenburg,et al. A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper , 2012, J. Electron. Test..
[3] Krishnendu Chakrabarty,et al. Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Fangming Ye,et al. Test and Design-for-Testability Solutions for 3D Integrated Circuits , 2014, IPSJ Trans. Syst. LSI Des. Methodol..
[5] Kenneth P. Parker. The Boundary-Scan Handbook , 1992, Springer US.
[6] Shi-Yu Huang,et al. Delay Characterization and Testing of Arbitrary Multiple-Pin Interconnects , 2016, IEEE Design & Test.
[7] Aubin Roy,et al. Contactless Test of IC Pads, Pins, and TSVs via Standard Boundary Scan , 2012, IEEE Design & Test of Computers.
[8] Yotsuyanagi Hiroyuki,et al. Reduction of Wire Length by Reordering Delay Elements in Boundary Scan Circuit with Embedded TDC , 2018 .
[9] Erik Jan Marinissen,et al. Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[10] Shi-Yu Huang,et al. Small delay testing for TSVs in 3-D ICs , 2012, DAC Design Automation Conference 2012.
[11] Masaki Hashizume,et al. On Detecting Delay Faults Using Time-to-Digital Converter Embedded in Boundary Scan , 2013, IEICE Trans. Inf. Syst..
[12] Yervant Zorian,et al. Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.
[13] Daniel Arumí,et al. Post-bond test of Through-Silicon Vias with open defects , 2014, 2014 19th IEEE European Test Symposium (ETS).