Reconfigurable FFT Processor - A Broader Perspective Survey

The FFT(Fast Fourier Transform) processing is one of the key procedure in the popular orthogonal frequency division multiplexing(OFDM) based communication system such as Digital Audio Broadcasting(DAB),Digital Video Broadcasting Terrestrial(DVB-T),Asymmetric Digital Subscriber Loop(ADSL) etc.These application domain require performing FFT in various size from 64 to 8192 point. Implementing each FFT on a dedicated IP presents a great overhead in silicon area of the chip. By supporting the different sizes of FFT for new wireless telecommunication standard may increase the time to market it. This consideration make FFT ideal candidate for reconfigurable implementation. Efficient implementation of the FFT processor with small area, low power and speed is very important. This survey paper aims at a study on efficient algorithm and architecture for reconfigurable FFT design and observes common traits of the good contribution.

[1]  Weidong Li Studies on implementation of low power FFT processors , 2003 .

[2]  Quanyuan Feng,et al.  ASIC design of low-power reconfigurable FFT processor , 2007, 2007 7th International Conference on ASIC.

[3]  Dejan Markovic,et al.  Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example , 2012, IEEE Journal of Solid-State Circuits.

[4]  Leonard J. Cimini,et al.  Analysis and Simulation of a Digital Mobile Channel Using Orthogonal Frequency Division Multiplexing , 1985, IEEE Trans. Commun..

[5]  Xin'an Wang,et al.  A low-power variable-length FFT processor base on Radix-24 algorithm , 2009, 2009 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PrimeAsia).

[6]  Seok-Bum Ko,et al.  Dynamic Partial Reconfigurable FFT for OFDM Based Communication Systems , 2012, Circuits Syst. Signal Process..

[7]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[8]  Pei-Yun Tsai,et al.  Low-power variable-length fast Fourier transform processor , 2005 .

[9]  J.A.C. Bingham,et al.  Multicarrier modulation for data transmission: an idea whose time has come , 1990, IEEE Communications Magazine.

[10]  Wei Hwang,et al.  A Low-Power Reconfigurable Mixed-Radix FFT/IFFT Processor , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  An Pan,et al.  Low-cost reconfigurable VLSI architecture for fast fourier transform , 2008, IEEE Transactions on Consumer Electronics.