VLSI Programming of Asynchronous Circuits for Low Power

In this chapter we analyze the potential of asynchronous circuits for low power consumption. We set out by reviewing the mechanisms of energy dissipation of digital CMOS ICs in general and clocked circuits in particular. For many applications the generation and distribution of the clock signal account for more than half the power dissipation, directly or indirectly. Much of this wasted clock power — and often much more — can be saved by applying asynchronous circuit techniques.

[1]  L. S. Nielsen,et al.  Design of Self-timed Multipliers: A Comparison , 1993, Asynchronous Design Methodologies.

[2]  J. Shott,et al.  A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[3]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..

[4]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[5]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[6]  Ad M. G. Peeters,et al.  Modulo-N Counters: Design and Analysis of Delay-Insensitive Circuits , 1992, Designing Correct Circuits.

[7]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[8]  Robert W. Brodersen,et al.  A fully-asynchronous digital signal processor using self-timed circuits , 1990 .

[9]  Marly Roncken,et al.  A fully asynchronous low-power error corrector for the DCC player , 1994 .

[10]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[11]  Kees van Berkel VLSI Programming of a Modulo-N Counter with Constant Response Time and Constant Power , 1993, Asynchronous Design Methodologies.

[12]  Martin Rem,et al.  Mathematical Aspects of VLSI Design , 1979 .

[13]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[14]  Alain J. Martin Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[15]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Ganesh Gopalakrishnan,et al.  Performance analysis and optimization of asynchronous circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[17]  R. Burgess,et al.  An error decoder for the Compact Disc player as an example of VLSI programming , 1992, [1992] Proceedings The European Conference on Design Automation.

[18]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[19]  Marly Roncken,et al.  Characterization and Evaluation of a Compiled Asynchronous IC , 1993, Asynchronous Design Methodologies.

[20]  Ad M. G. Peeters,et al.  Asynchronous Multipliers as Combinational Handshake Circuits , 1993, Asynchronous Design Methodologies.

[21]  Alain J. Martin Tomorrow's Digital Hardware will be Asynchronous and Verified , 1992, IFIP Congress.

[22]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[23]  Martin Rem,et al.  Trace Theory and Systolic Computations , 1987, PARLE.

[24]  H. T. Kung,et al.  Systolic Arrays for (VLSI). , 1978 .

[25]  T. R. Crompton Battery Reference Book , 1990 .

[26]  Steven Burns Performance Analysis and Optimization of Asynchronous Circuits , 1991 .

[27]  Alain J. Martin Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[28]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[29]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[30]  Burton M. Leary,et al.  A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[31]  Erik Brunvand Translating concurrent communicating programs into asynchronous circuits , 1992 .

[32]  Van Berkel VLSI programming and silicon compilation , 1988 .

[33]  R. Brodersen,et al.  A fully-asynchronous digital signal processor using self-timed circuits , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[34]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[35]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.