On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing

Test application at reduced power supply voltage (low-voltage testing) or reduced temperature (low-temperature testing) can improve the defect coverage of a test set, particularly of resistive short defects. Using a probabilistic model of two-line nonfeedback short defects, we quantify the coverage impact of low-voltage and low-temperature testing for different voltages and temperatures. Effects of statistical process variations are not considered in the model. When quantifying the coverage increase, we differentiate between defects missed by the test set at nominal conditions and undetectable defects (flaws) detected at non nominal conditions. In our analysis, the performance degradation of the device caused by lower power supply voltage is accounted for. Furthermore, we describe a situation in which defects detected by conventional testing are missed by low-voltage testing and quantify the resulting coverage loss. Experimental results suggest that test quality is improved even if no cost increase is allowed. If multiple test applications are acceptable, a combination of low voltage and low temperature turns out to provide the best coverage of both hard defects and flaws.

[1]  Bernd Becker,et al.  Resistive Bridge fault model evolution from conventional to ultra deep submicron , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[2]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  Yuyun Liao,et al.  Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  D. M. H. Walker,et al.  Accurate fault modeling and fault simulation of resistive bridges , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[6]  Michel Renovell,et al.  CMOS bridging fault modeling , 1994, Proceedings of IEEE VLSI Test Symposium.

[7]  Yervant Zorian,et al.  SRAM-Based FPGAs: Testing the Embedded RAM Modules , 1999, J. Electron. Test..

[8]  Michel Renovell,et al.  Bridging fault coverage improvement by power supply control , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  M.H. Woods,et al.  MOS VLSI reliability and yield trends , 1986, Proceedings of the IEEE.

[10]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[11]  Siyad C. Ma,et al.  A comparison of bridging fault simulation methods , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  Florence Azaïs,et al.  Detection of Defects Using Fault Model Oriented Test Sequences , 1999, J. Electron. Test..

[13]  Bernd Becker,et al.  Automatic Test Pattern Generation for Resistive Bridging Faults , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[14]  Bernd Becker,et al.  The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[15]  D. M. H. Walker,et al.  PROBE: a PPSFP simulator for resistive bridging faults , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[16]  Kaushik Roy,et al.  Multiple-parameter CMOS IC testing with increased sensitivity for I/sub DDQ/ , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[17]  Tristan Derème.  Test en tension des courts-circuits en technologie CMOS , 1995 .

[18]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[19]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[20]  Janusz Rajski,et al.  Impact of multiple-detect test patterns on product quality , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[21]  Bernd Becker,et al.  Simulating Resistive-Bridging and Stuck-At Faults , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Bernd Becker,et al.  Automatic test pattern generation for resistive bridging faults , 2004, Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004).

[23]  W. Robert Daasch,et al.  Effectiveness comparisons of outlier screening methods for frequency dependent defects on complex ASICs , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[24]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[25]  Bernd Becker,et al.  Simulating Resistive-Bridging and Stuck-At Faults , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[27]  Michel Renovell,et al.  The concept of resistance interval: a new parametric model for realistic resistive bridging fault , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[28]  Weiping Shi,et al.  A circuit level fault model for resistive bridges , 2003, TODE.

[29]  Edward J. McCluskey,et al.  Cold delay defect screening , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[30]  D. M. H. Walker,et al.  Resistive bridge fault modeling, simulation and test generation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[31]  Kaushik Roy,et al.  Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[32]  Bram Kruseman,et al.  Detection of resistive shorts in deep sub-micron technologies , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[33]  Mark Zwolinski,et al.  Dynamic Voltage Scaling Aware Delay Fault Testing , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[34]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.