A low-power 333Mbps mobile-double data rate output driver with adaptive feedback to minimize overshoots and undershoots

An area-efficient, low power, low voltage mobile double-data rate output driver topology for mobile applications is proposed. The driver with its feedback architecture minimizes the overshoot and undershoots by over 50% as compared to a conventional driver. It automatically adapts to a wide range of transmission line impedance (Z0 of 40-70 ohms) and delay (Td of 10--180 ps) using adaptive feedback. It operates at 333Mbps across a wide load range and does not require a separate area and power expensive process-temperature-voltage (PTV) compensation circuit. The feedback compensates for PTV and load variations. It has a near zero stand-by power dissipation.

[1]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[2]  L.W. Linholm,et al.  An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.

[3]  Bram Nauta,et al.  Analog Line Driver with Adaptive Impedance Matching , 1999 .

[4]  Eby G. Friedman,et al.  On-Chip Power Noise Reduction Techniques in High Performance SoC-Based Integrated Circuits , 2005, Proceedings 2005 IEEE International SOC Conference.

[5]  B. Nauta,et al.  Analog video line driver with adaptive impedance matching , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).