Architecture and design of a Talisman-compatible multimedia processor

This paper describes the architecture, functionality, and design of a Talisman-compatible multimedia processor (TM-PC) from Philips Semiconductors. "Talisman" is the code name of a new graphics and multimedia hardware architecture (from Microsoft Corp.) that aims at achieving the performance of high-end three-dimensional graphics workstations at consumer price points. The TM-PC is a programmable processor with a high-performance, very long instruction word central processing unit (CPU) core. The CPU core, aided by an array of peripheral devices (multimedia coprocessors and input-output units), facilitates concurrent processing of audio, video, graphics, and communication data. Designed specifically for the Microsoft Talisman project, TM-PC is a derivative of Philips' TM-1 media processor and is tailored to be used in a variety of PC-based functions as a plug-in board on the peripheral component interconnect (PCI) bus. In the design of the TM-PC, the functionality of most of the blocks from the TM-1 has been kept unchanged; the primary changes in the existing blocks have been in the main memory and the PCI interfaces, and a new block, called VPB, has been added to support virtual frame buffer functionality as well as video graphics adapter and Soundblaster emulation capability. The major emphasis of this paper is on the design details of the new VPB module and an explanation of how it fits with the rest of the TM-1 design.

[1]  Takao Nishitani,et al.  A single-chip 16-bit 25 ns realtime video/image signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  Peter A. Ruetz,et al.  A high-performance full-motion video compression chip set , 1992, IEEE Trans. Circuits Syst. Video Technol..

[3]  T. Enomoto,et al.  250-MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSI , 1991 .

[4]  G. Eberhard,et al.  A realtime image processing chip set , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  P.J. Hynes,et al.  A programmable 1400 MOPS video signal processor , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  K. Kaneko,et al.  A 20ns Cmos Dsp Core For Video-signal Processing , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[7]  Jay Torborg,et al.  Talisman: commodity realtime 3D graphics for the PC , 1996, SIGGRAPH.

[8]  R. Brodersen,et al.  A realtime image processing chip set , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Takao Nishitani,et al.  A real-time software programmable processor for HDTV and stereo scope signals , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[10]  Masahiko Yoshimoto,et al.  A 50 ns video signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[11]  L.J. D'Luna,et al.  A digital video signal processor for color image sensors , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[12]  Gregory K. Wallace,et al.  The JPEG still picture compression standard , 1991, CACM.

[13]  Hironori Yamauchi,et al.  Architecture and implementation of a highly parallel single-chip video DSP , 1992, IEEE Trans. Circuits Syst. Video Technol..

[14]  Gert Slavenburg,et al.  An architectural overview of the programmable multimedia processor, TM-1 , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[15]  J. Koshiba,et al.  A 1-GOPS CMOS programmable video signal processor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.