Back-Annotation of VHDL Behavioral Models for Postsynthesis Simulation

The paper presents an approach to back-annotation of VHDL specifications containing time-constraints, for postsynthesis behavioral simulation. As a distinct feature, the mechanism does not rely on the well-timed assumption. This corresponds to the synthesis strategy adopted by the CAMAD system: different execution times can be synthesized for the alternative paths through a constrained statement sequence, with the restriction that all these times are consistent with the user specified timing requirements. Thus, our back-annotation strategy solves the tracing of the actual path run through a time-constrained sequence and the dynamic selection of the respective synthesized time for simulation. The actual time is selected during simulation using the dynamically constructed pattern that corresponds to the executed path. The elaborated algorithms are illustrated in the paper by some examples. This work has been partially supported by the Swedish National Board for Industrial and Technical Development (NUTEK)

[1]  Peter Duzy,et al.  The Synthesis Approach to Digital System Design , 1992 .

[2]  Petru Eles,et al.  Synthesis of VHDL concurrent processes , 1994, EURO-DAC '94.

[3]  Jörg Biesenack,et al.  Flexible timing specification in a VHDL synthesis subset , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[4]  Petru Eles,et al.  Compiling VHDL into a high-level synthesis design representation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[5]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[6]  Giovanni De Micheli,et al.  Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[8]  Krzysztof Kuchcinski,et al.  Automated transformation of algorithms into register-transfer level implementations , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Peter Duzy,et al.  High-level synthesis from VHDL with exact timing constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[10]  Sabine März,et al.  Subtype concept of VHDL for synthesis constraints , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.