A 112-Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR ADC and Inverter-Based RX Analog Front-End in 7-nm FinFET

A 36-way time-interleaved 56-GS/s 7-bit ADC is designed to realize 112-Gb/s pulse-amplitude modulation (PAM-4) transceiver in a 7-nm FinFET CMOS. The receiver analog front-end stages and the ADC track-and-hold (T/H) buffers are implemented using inverter-based Gm/inverse-Gm-load cells. A distributed inductor peaking network and multi-phase clock calibration is implemented in the quarter-rate transmitter. The transceiver achieves <1E-8 pseudorandom binary sequence (PRBS)-31 PAM-4 bit error rate (BER) over a channel with 37.5-dB loss at 28 GHz while dissipating 602 mW per channel, excluding DSP.

[2]  Lei Zhou,et al.  A 4-to-16GHz inverter-based injection-locked quadrature clock generator with phase interpolators for multi-standard I/Os in 7nm FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[3]  Hyung Seok Kim,et al.  A 112Gb/s PAM-4 transmitter with 3-Tap FFE in 10nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[4]  Mounir Meghelli,et al.  A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS , 2020, IEEE Journal of Solid-State Circuits.

[5]  Hongtao Zhang,et al.  A 126mW 56Gb/s NRZ wireline transceiver for synchronous short-reach applications in 16nm FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[6]  Alon Meisler,et al.  112 Gb/s PAM4 ADC Based SERDES Receiver for Long-Reach Channels in 10nm Process , 2019, 2019 Symposium on VLSI Circuits.

[7]  Hongtao Zhang,et al.  A 112GB/S PAM4 Wireline Receiver Using a 64-Way Time-Interleaved SAR ADC in 16NM FinFET , 2018, 2018 IEEE Symposium on VLSI Circuits.

[8]  Lei Zhou,et al.  A 0.5-28GB/S Wireline Tranceiver with 15-Tap DFE and Fast-Locking Digital CDR in 7NM FinFET , 2018, 2018 IEEE Symposium on VLSI Circuits.

[9]  Boris Murmann,et al.  An Inverter-Based Analog Front End for a 56 GB/S PAM4 Wireline Transceiver in 16NMCMOS , 2018, 2018 IEEE Symposium on VLSI Circuits.

[10]  Yohan Frans,et al.  A 112-GB/S PAM4 Transmitter in 16NM FinFET , 2018, 2018 IEEE Symposium on VLSI Circuits.