Package Influence On Conducted Mode Emissions in a Digital Integrated Circuit : a case study

The work presented in this paper deals with the study of conducted-mode parasitics generated in digital circuits. Current propagation between ground connection of the integrated circuit and the global ground was experimentally analyzed and simulated with its short connections as well as with its package . Validation of our method was done by comparison between measurements and simulation