Design methodology adopting normalized power-delay-and-area product (N-PDAP) for digital-circuit optimization ☆
暂无分享,去创建一个
Abstract A guideline for compelling issues such as power dissipation, delay time, and chip area consumption in the modern digital-circuit design is proposed. The guideline incorporates a new concept of normalized power-delay-and-area product (N-PDAP). The validity of the concept has been proved in comparison with that of the conventional PDP concept in several behavioral blocks by HSPICE simulations. The results has been adopted to a digital delta–sigma modulator and successfully verified.
[1] P.J.A. Naus,et al. A CMOS Stereo 16 Bit D/A Converter for Digital Audio , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.
[2] Tarek Darwish,et al. Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[3] Resve Saleh,et al. Analysis and Design of Digital Integrated Circuits , 1983 .