Asynchronous network node design for network-on-chip

A network node for Proteo network-on-chip (NoC) has been developed in order to support globally-asynchronous locally-synchronous (GALS) communication in an on-chip system. The network node presented in this paper was implemented as a synthesizable intellectual property (IP) block in register-transfer level (RTL) using VHDL. The proposed design applies both asynchronous and synchronous circuits to make the globally asynchronous data transfer rate between network nodes independent of local clocks.

[1]  Peter Robinson,et al.  Point to point GALS interconnect , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[2]  Wolfgang Fichtner,et al.  Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[3]  Kenneth Y. Yun,et al.  Pausible clocking: a first step toward heterogeneous systems , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[4]  Jari Nurmi,et al.  Issues in the development of a practical NoC: the Proteo concept , 2004, Integr..

[5]  Jari Nurmi,et al.  Packet scheduling in proteo network-on-chip , 2004, Parallel and Distributed Computing and Networks.

[6]  Jari Nurmi,et al.  IMPLEMENTATION OF INTERFACE ROUTER IP FOR PROTEO NETWORK-ON-CHIP , 2003 .

[7]  Xin Wang,et al.  A synthesizable RTL design of asynchronous FIFO , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..