Encoding of parallel program schemata by vector addition systems

A new vector addition system is proposed which represents a possible encoding of a parallel schema. This vector addition system contains fewer vectors and vectors of smaller length than the vector addition systems presented in the literature.