A Soft-Error Mitigated Microprocessor With Software Controlled Error Reporting and Recovery

A MIPS 4Kc compliant embedded microprocessor design that incorporates architectural features for software controlled soft-error recovery is presented. The design leverages classical fault tolerance techniques, e.g., error detection and instruction restart, implemented at the micro-architectural level, and added instructions for error recovery. Soft-errors are detected as the instructions commit to architectural state. At this point, an exception is taken and software recovers the correct machine state and restarts execution. The software recovery allows full machine inspection to determine error root causes. Added instructions also facilitate silicon validation of the hardware and software recovery mechanisms. The design is implemented in a commercial low standby power 90-nm bulk CMOS process and the prototype operates at up to 336 MHz. Finally, proton broad beam irradiation results are presented. The processor demonstrates correct recovery, resuming program operation, from over 500 detected soft-errors, with no unrecoverable errors.

[1]  N. D. Hindman,et al.  Fully Automated, Testable Design of Fine-Grained Triple Mode Redundant Logic , 2011, IEEE Transactions on Nuclear Science.

[2]  Arijit Biswas,et al.  Computing architectural vulnerability factors for address-based structures , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[3]  Lawrence T. Clark,et al.  Delay and power tradeoffs for static and dynamic register files , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Lawrence T. Clark,et al.  An Embedded Microprocessor Radiation Hardened by Microarchitecture and Circuits , 2016, IEEE Transactions on Computers.

[5]  Gary S. Ditlow,et al.  A 4R2W register file for a 2.3GHz wire-speed POWER™ processor with double-pumped write operation , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  P. Marshall,et al.  Low Energy Proton Single-Event-Upset Test Results on 65 nm SOI SRAM , 2008, IEEE Transactions on Nuclear Science.

[7]  S. Doyle,et al.  SEU immunity: The effects of scaling on the peripheral circuits of SRAMs , 1994 .

[8]  F. Irom,et al.  Frequency dependence of single-event upset in advanced commercial PowerPC microprocessors , 2004, IEEE Transactions on Nuclear Science.

[9]  P.H. Eaton,et al.  Multiple Bit Upsets and Error Mitigation in Ultra-Deep Submicron SRAMS , 2008, IEEE Transactions on Nuclear Science.

[10]  N. Seifert,et al.  Radiation-induced clock jitter and race , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  Steven M. Guertin,et al.  Investigation of Low Cross Section Events in the RHBD/FT UT699 Leon 3FT , 2010, 2011 IEEE Radiation Effects Data Workshop.

[12]  N. D. Hindman,et al.  A Dual Mode Redundant Approach for Microprocessor Soft Error Hardness , 2011, IEEE Transactions on Nuclear Science.

[13]  Lawrence Clark,et al.  Delay and Area Efficient First-level Cache Soft Error Detection and Correction , 2006, 2006 International Conference on Computer Design.

[14]  Ming Zhang,et al.  Logic soft errors in sub-65nm technologies design and CAD challenges , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[15]  Richard Ferguson,et al.  Second generation (200MHz) RAD750 microprocessor radiation evaluation , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[16]  Srivatsan Chellappa,et al.  A 90-nm radiation hardened clock spine , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[17]  S. Doyle,et al.  PowerPC ™ RAD750 ™ -A Microprocessor for Now and the Future , 2005, 2005 IEEE Aerospace Conference.

[18]  Srivatsan Chellappa,et al.  Architectural and Micro-Architectural Techniques for Software Controlled Microprocessor Soft-Error Mitigation , 2015, 2015 15th European Conference on Radiation and Its Effects on Components and Systems (RADECS).

[19]  J. Gaisler,et al.  Radiation characterization of a dual core LEON3-FT processor , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.