On the verification of sequential equivalence
暂无分享,去创建一个
[1] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[2] Olivier Coudert,et al. A unified framework for the formal verification of sequential circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[3] Jason Baumgartner,et al. Transformation-Based Verification Using Generalized Retiming , 2001, CAV.
[4] Carl Pixley,et al. A theory and implementation of sequential hardware equivalence , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Thomas Filkorn. A Method for Symbolic Verification of Synchronous Circuits , 1991 .
[6] Sarma B. K. Vrudhula,et al. BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis , 1993, 30th ACM/IEEE Design Automation Conference.
[7] Richard M. Karp,et al. Minimization Over Boolean Graphs , 1962, IBM J. Res. Dev..
[8] Robert K. Brayton,et al. The Validity of Retiming Sequential Circuits , 1995, 32nd Design Automation Conference.
[9] A. Richard Newton,et al. Don't care minimization of multi-level sequential logic networks , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[10] Jie-Hong Roland Jiang,et al. Unified functional decomposition via encoding for FPGA technology mapping , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[11] Tiziano Villa,et al. VIS: A System for Verification and Synthesis , 1996, CAV.
[12] In-Ho Moon,et al. To split or to conjoin: the question in image computation , 2000, DAC.
[13] Nils Klarlund,et al. Mona: Monadic Second-Order Logic in Practice , 1995, TACAS.
[14] C. A. J. van Eijk,et al. Sequential Equivalence Checking Based on Structural Similarities , 2000 .
[15] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[16] Fabio Somenzi,et al. Optimizing sequential verification by retiming transformations , 2000, Proceedings 37th Design Automation Conference.
[17] Olivier Coudert,et al. Verification of Synchronous Sequential Machines Based on Symbolic Execution , 1989, Automatic Verification Methods for Finite State Systems.
[18] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).